

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34A




FIG. 34B




FIG. 34C




FIG. 35




FIG. 36A




FIG. 36B




FIG. 37A




FIG. 37B




FIG. 38A




FIG. 38B




FIG. 38C




FIG. 38D




FIG. 39




FIG. 40




FIG. 41

4n+0 F1 ① → F2 ③

Data Driver
Output Data

□ □ □ □ 8B □ □ 8B L1 L2 8B L3 L4 L5 L6 8B L7 L8 L9




FIG. 42

4n+0 F2 ③ → F3 ②

Data Driver
Output Data

8 8 1 2 3 4 5 6 7 8 9




FIG. 43

4n+0 F3 ② → F4 ④

Data Driver
Output Data

853 853 L1 L2 L3 E8 L4 L5 L6 L7 E8 L8 L9




FIG 44

4n+0 F4 ④ → F1 ①

Data Driver
Output Data







FIG. 45

4n+1 F1 ① → F2 ③

Data Driver
Output Data

888 888 1L1 1L2 1L3 1L4 1L5 1L6 1L7 1L8 1L9



10

$$4n+1 \text{ F2 } \textcircled{3} \rightarrow \text{F3 } \textcircled{2}$$

Data Driver
Output Data



FLM

CL31

CL32

CL33

DISP1

DISP2

DISP3

G1

G2

G3

G4

G5

G6

G7

G8

G4a+0

G4a+1

G4a+2

G4a+3

G4a+4

G4a+5

G4a+6

G4a+7

G4a+8

G4a+9

G4a+10

G4a+11

Without Adjustment

10

$$4n+1 \text{ F3 } \textcircled{2} \rightarrow \text{F4 } \textcircled{4}$$

Data Driver
Output Data



FLM

CL31

CL32

CL33

DISP1

DISP2

DISP3

G1

G2

G3

G4

G5

G6

G7

G8

G4a+0

G4a+1

G4a+2

G4a+3

G4a+4

G4a+5

G4a+6

G4a+7

G4a+8

G4a+9

G4a+10

G4a+11

- Without Adjustment

+1CLK

FIG. 48

4n+1 F4 ④ → F1 ①

Data Driver
Output Data

833 833 11121314331516171833






FIG. 49

4n+2 F1 ① → F2 ③

Data Driver
Output Data

83: 83: 1112E9313141516E93171819




FIG. 50

$4n+2$ F2 ③ \rightarrow F3 ②

Data Driver
Output Data

853 853 11833 L2 L3 L4 L533 L6 L7 L8 L9






FIG. 51

$4n+2$ F3 ② → F4 ④

Data Driver
Output Data

③③③ 1 1 1 2 1 3 ③③③ 4 1 5 1 6 1 7 ③③③ 8 1 9






FIG. 52

$4n+2$ F4 ④ \rightarrow F1 ①

Data Driver
Output Data






FIG. 53

$4n+3$ F1 ① → F2 ③

Data Driver
Output Data








FIG. 54

$4n+3$ F2 ③ → F3 ②

Data Driver
Output Data

888 888 888 1188121314158816171819




FIG. 55

4n+3 F3 ② → F4 ④

Data Driver
Output Data




FIG. 56

4n+3 F4 ④ → F1 ①

Data Driver
Output Data







FIG. 57




FIG. 58

